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Abstract
We implement the Lanczos algorithm on an Intel Xeon Phi coprocessor and compare its performance to a multi-core Intel Xeon
CPU and an NVIDIA graphics processor. The Xeon and the Xeon Phi are parallelized with OpenMP and the graphics processor is
programmed with CUDA. The performance is evaluated by measuring the execution time of a single step in the Lanczos algorithm.
We study two quantum lattice models with different particle numbers, and conclude that for small systems, the multi-core CPU is
the fastest platform, while for large systems, the graphics processor is the clear winner, reaching speedups of up to 7.6 compared to
the CPU. The Xeon Phi outperforms the CPU with sufficiently large particle number, reaching a speedup of 2.5.
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1. Introduction
In recent years, there has been tremendous interest in utiliz-
ing coprocessors in scientific computing, including condensed
matter physics[1, 2, 3, 4]. Most of the work has been done
on graphics processing units (GPU), resulting in impressive
speedups compared to CPUs in problems that exhibit high data-
parallelism and benefit from the high throughput of the GPU.
In 2013, a new type of coprocessor emerged on the market,
namely the Xeon Phi by chip manufacturer Intel. The Xeon Phi
is based on Intel’s many integrated core (MIC) architecture, and
features around 60 CPU cores that can be easily programmed
with existing paradigms, such as OpenMP and MPI. The per-
formance of the Xeon Phi has also already been investigated in
some computational physics research areas with mixed results
in comparison to GPUs.[5, 6, 7].
In this work, we apply the Xeon Phi coprocessor to solving
the ground state energy of a quantum lattice model by the Lanc-
zos algorithm and compare its performance to a multi-core CPU
and a GPU. Previously, the Lanczos algorithm has been imple-
mented on a GPU with speedups of up to around 60 and 100 in
single and double precision arithmetic, respectively, in compar-
ison to a single-core CPU program[8].
We examine the tight binding Hamiltonian
H = −t
∑
<i j>
∑
σ=↑,↓
(c†i,σc j,σ + h.c), (1)
where < i j > denotes a sum over neighboring lattice sites, c†i,σ
and ci,σ are the creation and annihilation operators which re-
spectively create and annihilate an electron at site i with spin
σ, and ni,σ = c
†
i,σci,σ counts the number of such electrons. The
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hopping amplitude is denoted by t. The tight-binding model
describes free electrons hopping around a lattice, and it gives a
crude approximation of the electronic properties of a solid. The
model can be made more realistic by adding interactions, such
as on-site repulsion, which results in the well-known Hubbard
model[9]. In our basis, however, such interaction terms are di-
agonal, rendering their effect on the computational complexity
insignificant when we consider operating with the Hamiltonian
on a vector. The results presented in this paper therefore apply
to a wide range of different models.
We will solve the lowest eigenvalue, i.e. the ground state
energy, of the Hamiltonian numerically with the exact diago-
nalization (ED) method. This simply means forming the matrix
representation of H in a suitable basis and using the Lanczos
algorithm to accurately compute the ground state energy. The
major advantage of this method is the accuracy of the results,
which are essentially exact up to the numerical accuracy of the
floating point numbers. The downside is that using the full ba-
sis is very costly, since its size scales exponentially with in-
creasing system size and particle number. This means that we
are limited to quite small systems. Despite this limitation, the
ED method has been successful in many very topical areas of
physics, including e.g. the topological properties of condensed
matter systems[10, 11, 12].
2. Exact diagonalization
2.1. The Hamiltonian
In a lattice with Ns sites with N↑ spin up electrons and N↓
spin down electrons, the dimension of the Hamiltonian is just
the number of ways of distributing the electrons into the lat-
tice, taking into account the Pauli exclusion principle that for-
bids two or more electrons of the same spin from occupying the
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Figure 1: The two lattice geometries. (top) A 1D lattice with near-
est neighbor hoppings. (bottom) A checkerboard lattice with complex
nearest-neighbor hoppings (the arrows indicate the sign of the complex
phase), real next-nearest neighbor hoppings with alternating sign (in-
dicated by the dashed and solid lines) and real third nearest-neighbour
hoppings (not drawn for clarity).
same site. Thus, the dimension is
dim H =
(
Ns
N↑
)(
Ns
N↓
)
. (2)
The size of the basis grows extremely fast. For example, in
the half-filled case where N↑ = N↓ = Ns/2, for 12 sites
dim H = 853776, for 14 sites dim H ≈ 11.8 × 106 and for
16 sites dim H ≈ 166 × 106. In addition, the matrices are very
sparse, because the number of available hops, and thus the num-
ber of nonzero elements in a row, grows only linearly while the
size of the matrix grows exponentially.
We study two different lattice geometries, presented in Fig-
ure 1. The first is a simple 1-dimensional lattice with nearest-
neighbour hoppings. We use a lattice with 26 and 18 sites for
the one and two spin species cases, respectively. The other
is a checkerboard lattice introduced in Reference [13]. It is a
widely studied lattice, because with a nearest-neighbor interac-
tion, an analogue to the fractional quantum Hall effect can be
observed in the lattice without an external magnetic field[10].
It also contrasts the 1D lattice because it is two-dimensional
and has twelve hoppings per site, compared to only two in the
1D lattice. This leads to a much denser hopping Hamiltonian.
We use a checkerboard lattice with 30 and 18 sites for the one
and two spin species cases, respectively. In all lattices, periodic
boundary conditions are always used.
For a detailed description of forming and storing the Hamil-
tonian, see Reference [8]. A similar scheme has also been used
in Reference [14]. To summarize, the Hamiltonian can be split
into spin up and spin down parts as
H = H↑ ⊗ I↓ + I↑ ⊗ H↓, (3)
where Iσ is the identity operator for electrons with spin σ and ⊗
is the tensor product. The basis states for a single spin species,
up or down, are represented by integers whose set and unset
bits correspond to occupied and unoccupied sites, respectively.
Then, the hopping Hamiltonians H↑ and H↓ are computed in
A =

5 1 0 0
0 2 7 3
4 0 6 0
0 9 8 0

⇓
data =

5 1 ∗
2 7 3
4 6 ∗
9 8 ∗
 indices =

0 1 ∗
1 2 3
0 2 ∗
1 2 ∗

⇓
data = (5, 2, 4, 9, 1, 7, 6, 8, ∗, 3, ∗, ∗)
indices = (0, 1, 0, 1, 1, 2, 2, 2, ∗, 3, ∗, ∗)
Figure 2: An example of using the ELL format. It produces two
smaller matrices from the initial matrix. In practice, these will be con-
verted to vectors in column-major order for the GPU and row-major
order for the CPU and the Xeon Phi. The stars denote padding and
they are set to zero.
the basis and stored in the memory in the ELL sparse matrix
format.
The ELL format stores a sparse matrix into two dense ma-
trices that contain the nonzero matrix elements and the cor-
responding column indices. The width of the matrices is the
maximum number of nonzero elements per row in the original
matrix. For an example of the ELL sparse matrix format, see
Figure 2. The nonzero density for the matrices we have used
ranges from 10−3 to 10−6. We use ELL instead of other stan-
dard formats, such as CSR, because in H, there is quite little
variation in the number of nonzeros per row. This means that
we do not have to add a lot of padding zeros into the ELL for-
mat matrices. Also, in our tests, we found the performance with
CSR to be essentially identical to ELL, so we use the simpler
method.
2.2. The Lanczos algorithm
Because of the very fast growth of the Hilbert space dimen-
sion as a function of the particle number, fully diagonalizing
the Hamiltonian is only possible for rather small systems and
with only a few particles. Usually, we are mostly interested in
the smallest eigenvalues and states. These can be accurately ap-
proximated with iterative algorithms, one of which is the Lanc-
zos algorithm[15].
In the Lanczos algorithm, the Hamiltonian is projected onto
an orthogonalized basis in a Krylov subspace, defined by
Km( f ,H) = span( f ,H f ,H2 f , . . . ,Hm−1 f ), (4)
where f is a random starting vector and m is the Krylov space
dimension. The result of the Lanczos iteration is a tridiagonal
matrix, i.e. one with nonzero elements only on the main di-
agonal and the first sub- and superdiagonals. The dimension
of the resulting matrix is equal to m. As m increases, the low-
est (and highest) eigenvalue of the matrix gives an increasingly
2
Algorithm 1 The Lanczos algorithm [15].
Require: a random initial vector f1 of norm 1
1: b1 ← 0
2: f0 ← 0
3: for j = 1 to m do
4: q j ← H f j − b j f j−1
5: a j ← q†j f j
6: q j ← q j − a j f j
7: b j+1 ←
√
q†jq j.
8: if b j+1 = 0 then
9: Stop
10: end if
11: f j+1 ← q j/b j+1
12: end for
accurate approximation of the corresponding eigenvalue of H.
Importantly, sufficient convergence occurs typically already for
m ≈ 100, even when the Hamiltonian matrix is very large.
In Algorithm 1, we give the pseudocode for the Lanc-
zos algorithm. It generates the so called Lanczos basis,
{ f1, f2, . . . , fm}, in the Krylov space by orthonormalizing the
Krylov space basis vectors. Then, the projection of H in this
basis is given by the generated constants a j and b j as
T =

a1 b2 0 · · · 0
b2 a2 b3
. . .
...
0
. . .
. . .
. . . 0
...
. . . bm−1 am−1 bm
0 · · · 0 bm am

.
The eigenvalues of T can then be computed easily by standard
methods.
3. Hardware environment
In this work, we compare the performance of three systems:
an Intel Xeon E5-2620v2 CPU, an NVIDIA Tesla K40 GPU
and an Intel Xeon Phi 7120X coprocessor.
GPUs have been increasingly popular in scientific computing
in recent years, offering impressive speedups in data-parallel
problems that can support parallelism up to tens of thousands
of concurrent threads. Originally designed to output graphics,
the modern GPUs can be programmed to perform general pur-
pose computation. Most of the work has been done with the
CUDA programming model and language by Nvidia. CUDA
is a simple extension of the C++ programming language that
allows the programmer to write special functions that execute
on the GPU.
The GPU consists of multiple streaming multiprocessors
(SM), each containing hundreds of cores. Every SM has an
L1 cache and there is also a larger L2 cache shared by all SMs.
Finally, there is the main memory, called global memory, that
can be accessed from the host system via the PCIe bus. The the-
oretical peak performances of the Tesla K40 GPU are 5 and1.66
TFLOPS in single and double precision, respectively. It has 12
GB of memory with a 288 GB/s bandwidth.
The Xeon Phi 7120X has 61 cores based on the x86 archi-
tecture connected by a bidirectional ring interconnect. Each
core supports up to four simultaneous threads and 512-bit wide
SIMD vectors, meaning that they can process sixteen single
precision or eight double precision floating point numbers si-
multaneously. The theoretical peak performances are 2.4 and
1.2 TFLOPS in single and double precision, respectively. It has
16 GB of memory with a 352 GB/s bandwidth. This is only
the first generation of Xeon Phi products and the second gener-
ation, codenamed Knights Landing, is scheduled to be released
before the end of 2015.
Both the GPU and the Xeon Phi serve the same purpose,
namely to speed up portions of the program that benefit from
the large scale parallelization. Both are connected to the host
system via the PCIe bus, so the speedup should be significant
enough to overcome the performance hit from the data transfers
to and from the accelerator. The Xeon Phi supports two differ-
ent operating modes: offload and native. In the offload mode,
the main program runs on the CPU and offloads the parallel
parts onto the Xeon Phi. In the native mode, the whole program
is executed on the coprocessor that is running a Linux operating
system. In our case, all the steps in the Lanczos algorithm can
be effectively parallelized, so we use the native mode.
The major difference between the three platforms is the de-
gree of parallelism: while the 6-core CPU with hyper thread-
ing can run 12 concurrent threads, the Xeon Phi and the GPU
support up to 244 and 2880 threads, respectively. From a pro-
gramming point of view, the Xeon Phi can be thought of as a
big multi-core CPU, supporting standard parallel programming
paradigms such as OpenMP and MPI. This allows, at least in
principle, the programmer to run existing parallel codes on the
coprocessor with minimal changes to the code, or parallelize
serial code with ease. On the other hand, programming GPUs
requires more effort, since efficient low level programming with
CUDA requires knowing the hardware with its different mem-
ories and learning the GPU specific programming techniques.
4. Programming
We program our GPU with CUDA, a parallel computing pro-
gramming model developed by NVIDIA for its GPUs. With
CUDA, essentially an extension of the C language, the pro-
grammer can write special functions called kernels that run on
the GPU. The kernels are executed on the GPU by threads that
are organized in independent blocks. The launch configuration,
i.e. the numbers of blocks and threads per block are defined
when calling the kernel. The parallel code is written from the
point of view of a single thread, and intrinsic variables, such as
the id number of the thread within the block, are used to guide
different threads to operate on different data.
To obtain the best performance, the kernels should be pro-
grammed to utilize the so called shared memory, which is a
fast memory space that can be used to communicate between
threads belonging to the same block. Optimally, the threads
should load the data from the global memory to the shared
3
Algorithm 2 The GPU kernel pseudocode for operating with
the Hamiltonian
Require: vector y initialized to 0
Require: blockID {the thread block index}
Require: sv {the subvector index}
Require: id {the thread index within the subvector}
Require: gid {the global thread id within the whole vector}
Require: blockID < dimUp * blocksPerSubvector
1: sum← 0
2:
3: if threadIdx.x < numcolsUp then
4: Axs[threadIdx.x]← AxUp[threadIdx.x*dimUp + sv]
5: Ajs[threadIdx.x]← AjUp[threadIdx.x*dimUp + sv]
6: end if
7: syncthreads
8: if id < dimDn then
9:
10: for i = 0 to numcolsUp do
11: sum← sum + Axs[i] * x[Ajs[i] * dimDn + id]
12: end for
13: for i = 0 to numcolsDn do
14: Aij← AxDn[i * dimDn + id]
15: col← AjDn[i * dimDn + id]
16: sum← sum + Aij * x[sv * dimDn + col]
17: end for
18: y[gid]← sum;
19: end if
memory, perform the calculation and then write the result back
to the global memory. One should also try to e.g. optimize
the memory access patterns, i.e. to access contiguous data in
the memory with contiguous threads. For a comprehensive
overview of CUDA and optimization techniques, we refer to
Reference [16].
Our CPU and Xeon Phi programs are written in C++ and the
parallel portions of the code utilize the OpenMP API. One of
the selling points of the Xeon Phi coprocessor is the portabil-
ity of existing multi-core CPU codes. In principle, a CPU code
parallelized with OpenMP can be compiled to run on the co-
processor with no changes in the source code. In practice, the
programmer should pay special attention to details like proper
vectorization of inner loops and alignment of the memory allo-
cations. For the benchmarks presented in this paper, the CPU
and the Xeon Phi are running the same code. The code has
been optimized for the Xeon Phi, but according to our experi-
mentation, the CPU performance was largely unaffected by the
optimizations. All inner loops were confirmed to be vectorized
by the icpc compiler. For specifics on the optimization of Xeon
Phi programs, we refer to Reference [17].
All benchmarks are run on a single Xeon Phi and a sin-
gle GPU. A multi-GPU/Phi implementation to allow study-
ing larger systems is not feasible, since due to the exponen-
tial growth of the basis size, significantly increasing the system
size is impossible due to memory constraints. For example, the
current implementation can handle a system of 16 lattice sites
with 8 up and 8 down spin particles. In this case, the size of
Algorithm 3 The CPU and Xeon Phi pseudocode for operating
with the Hamiltonian
Require: vector y initialized to 0
Require: gid {the global thread id within the whole vector}
1: #pragma omp parallel for
2: for sv=0 to dimUp do
3: for i=0 to numcolsUp do
4: idx← sv*numcolsUp + i
5: for id=0 to dimDn do
6: y[gid] ← y[gid] + AxUp[idx] * x[AjUp[idx] *
dimDn + id]
7: end for
8: end for
9: end for
10:
11: #pragma omp parallel for
12: for sv=0 to dimUp do
13: for row=0 to dimDn in steps of blocky do
14: for col=0 to numcolsDn in steps of blockx do
15: for r=row to row+blocky do
16: if r<dimDn then
17: for c=col to col+blockx do
18: idx← r*numcolsDn + c
19: y[gid] ← y[gid] + AxDn[idx] *
x[AjDn[idx] + sv * dimDn]
20: end for
21: end if
22: end for
23: end for
24: end for
25: end for
a single state vector in double precision is 2.7 GB. The next
largest half-filled case would be 18 sites with 9 up and 9 down
spin particles. Here, the state vector already requires 38 GB of
memory, which already exceeds the memory available on any
coprocessor.
Furthermore, a multi GPU/Phi implementation would face
significant challenges in overcoming the latency associated
with communication between coprocessors. With current tech-
nology, both the GPU and the Xeon Phi can only communi-
cate with another coprocessor through the host system via a
slow PCIe bus. This would probably negate any potential ben-
efits of multiple accelerators. However, this problem could be
somewhat alleviated by new technologies, such as the NVLink
interconnect, introduced for Pascal generation GPUs, which
enables up to 160 GB/s bidirectional bandwidth between two
GPUs[18].
The most complicated part of the Lanczos algorithm is the
sparse matrix-vector multiplication (SpMV) on line 4 of Algo-
rithm 1. For large particle numbers, it is by far the most time
consuming operation in the algorithm. SpMV is a very impor-
tant operation in countless areas of the computational sciences,
and has thus been extensively studied. When we only have a
single spin species in our system, we can form the full Hamilto-
nian and use an optimized library implementation for the SpMV
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Figure 3: (Color online) (top row) The execution times of the CPU, the Xeon Phi and the GPU in the 1D lattice with different particle numbers.
All particles have the same spin. (bottom row) The speedup factors of the Xeon Phi and the GPU compared to the CPU, computed from the
execution times in the top row figures.
operation. We will use the MKL library for the CPU and the
Xeon Phi, and the CUSPARSE library for the GPU.
However, with two spin species, forming the full Hamilto-
nian matrix is out of the question for all but the very smallest
of systems. Thus, we will only store the individual hopping
matrices for up and down-spin electrons separately. Our GPU
implementation of the Lanczos algorithm has been previously
discussed in detail in Ref. [8]. For the sake of completeness,
we give the pseudocode for the SpMV kernel in Algorithm 2.
In the pseudocode, Ax and Aj (with either Up or Dn as a suf-
fix to indicate the spin) refer to the data and indices matrices in
the ELL format (Figure 2), respectively. Further, dim and num-
cols with their suffixes refer to the dimension and the number
of columns in the ELL matrices, respectively. The subscript s
refers to shared memory.
On the Xeon Phi, there is a very advanced SpMV implemen-
tation reported in Ref. [19]. However, with two spin species,
we do not have access to the full Hamiltonian matrix, so these
techniques do not directly apply to our problem. Furthermore,
keeping in mind that our GPU implementation is quite simple,
we would like to keep the required programming effort compa-
rable across the three test platforms and focus on comparing the
relative performance of the systems instead of striving for the
best absolute performance with complicated matrix reordering
schemes.
Looking at Equation 3, the effect of operating on a state vec-
tor with H can be understood by considering the vector to con-
sist of dim H↑ subvectors of length dim H↓. The spin-up config-
uration stays constant within a subvector. The spin-up part of
the Hamiltonian can then be thought to operate on a vector that
consists of the subvectors:
(H↑ ⊗ I↓)x = H↑

x(0)
x(1)
...
x(dim H↑−1)
 . (5)
Correspondingly, the spin-down part of the Hamiltonian op-
erates like a normal matrix-vector product for each of the
dim H↑ subvectors:
(I↑ ⊗ H↓)x =

H↓x(0)
H↓x(1)
...
H↓x(dim H↑−1)
 . (6)
Thus, for operating on a vector with the Hamiltonian, we
use a straightforward implementation, where the subvectors are
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Figure 4: (Color online) (top row) The execution times of the CPU, the Xeon Phi and the GPU in the checkerboard lattice with different particle
numbers. All particles have the same spin. (bottom row) The speedup factors of the Xeon Phi and the GPU compared to the CPU, computed from
the execution times in the top row figures.
divided among the OpenMP threads, see Algorithm 3. For the
matrix-vector products in the spin-down part, we partition H↓
into rectangular blocks of size blockx*blocky. Then, a single
OpenMP thread is assigned a row of blocks and it computes the
result block by block. This improves the cache usage compared
to just computing the dot products of the matrix rows and the
vector row by row. Experimentation showed that blockx = 16
and blocky = 8 gave the best performance in most cases so
those are the values used in all results.
5. Results
We benchmarked the performance of the three platforms
(CPU, GPU and Xeon Phi) in running the Lancozs algorithm
by measuring the execution time of a single iteration of the loop
in Algorithm 1. In all tests, we use 12 threads in the CPU and
a block size of 256 in the GPU. The thread count in the Xeon
Phi is 244 in most cases except the smallest systems with one
spin species, where smaller thread counts were found to im-
prove performance. The Xeon Phi was run in native mode in
all cases. The results were validated by checking that all three
implementations gave the same groundstate energy after 100
Lanczos steps when starting from the same vector. To exclude
any initialization overheads and random variation, the execu-
tion times were averaged over the 100 steps, excluding the first
one. No data transfer has been included in any of the reported
times for the Xeon Phi and the GPU.
We present results for two different types of Hamiltonians,
each with the 1D and the checkerboard lattices. First, the one
spin species Hamiltonians, where all particles have the same
spin. This means that we construct the full hopping Hamilto-
nian matrix and use library implementations for sparse matrix-
vector product to operate with the Hamiltonian in the Lanczos
algorithm. For the CPU and the Xeon Phi, we use the gemv
routine in the MKL library and for the GPU we use the CUS-
PARSE library. Second, we present results for Hamiltonians
with two spin species, where there are an equal number of up
and down-spin particles. We form separate hopping matrices
for up and down-spin electrons as per Equation 3 and use the
kernels described in Section 4 to operate with the Hamiltonian.
The hopping matrices are stored in the ELL format in all plat-
forms but in the CPU and the Xeon Phi we store them in row-
major order and in the GPU in column-major order to enable
efficient memory access by the threads. In both one and two
spin species cases, the simple axpy, normalization, scaling and
dot product operations in the Lanczos algorithm are computed
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Figure 5: (Color online) (top row) The execution times of the CPU, the Xeon Phi and the GPU in the 1D lattice with different particle numbers.
There are equal numbers of spin up and spin down particles. (bottom row) The speedup factors of the Xeon Phi and the GPU compared to the
CPU, computed from the execution times in the top row figures.
with libraries.
The one spin species results for the 1D and checkerboard lat-
tices are shown in Figures 3 and 4, respectively. Looking at the
execution times (the top rows), the qualitative behavior is the
same in both lattices and with both single and double precision
arithmetic. Namely, with a small number of particles, the CPU
performs much faster than the accelerators. This is expected
because of the small Hilbert space in these cases, leading to in-
sufficient data-parallelism to take advantage of the resources of
the Xeon Phi and the GPU. With a larger number of particles,
the GPU emerges as clearly the fastest platform with speedups
of 2.9 (single) and 4.5 (double) in the 1D lattice and 1.8 (single)
and 2.8 (double) in the checkerboard lattice over the CPU. It is,
however, noteworthy that in all cases with a large enough parti-
cle number the Xeon Phi is faster than than the CPU, reaching
speedups of up to 1.4.
Next, we present the results for two spin species in Figures
5 and 6. We present the execution times in a table because of
their exponential growth with increasing particle number. The
general trend in the two-spin results is the same as with just
one spin. The CPU is clearly fastest in the smallest system
with four particles, but both accelerators overtake it when the
Hilbert space grows larger. Again, the GPU is the clear win-
ner, reaching speedups of up to 7.6 and 5.0 in the 1D and the
checkerboard lattice, respectively. The best performance of the
Xeon Phi in comparison with the CPU is a speedup of 2.5 in the
1D lattice case with single precision.
To gain insight into the efficiency of our implementation and
utilization of the coprocessors, we can compute rough estimates
for the achieved floating point performance and memory band-
width utilization. With one spin species, there is one complex
multiplication (6 FLOP) and one complex addition (2 FLOP)
per nonzero element of the Hamiltonian in the Hx operation. In
addition, the axpy, normalization, scaling and dot product op-
erations in the Lanczos algorithm have a total of 20 × dim H
FLOP. Thus, the number of floating point operations for the
single spin species case in one iteration of the Lanczos loop is
(8 × numcols + 20) × dim H, where numcols is the number of
columns in the ELL representation of the Hamiltonian.
In the two spin species case, each nonzero element of H↑
is used dim H↓ times and vice versa, so the total number of
floating point operations is (8× numcolsUp + 8× numcolsDn +
20) × dim H↑ × dim H↓.
Accurately estimating the sustained memory bandwidth is
much harder, since the input vector needs to be transferred mul-
tiple times. This is due to the scattered access pattern on the
memory in the Hx kernels and very limited cache sizes for the
large systems. For example, in the 18 site checkerboard lat-
tice with 5 up and 5 down spin electrons, one state vector takes
around 1.2 GB of memory in double precision, which is huge
compared to the 512 kB per core L2 cache on the Xeon Phi
and the 1.6 MB shared L2 cache on the GPU. However, we
can compute a lower bound by assuming that all the matrices
and vectors are transferred only once. In the single spin species
case, this gives the amount of transferred memory in an itera-
tion of the Lanczos loop as ((p+4)×numcols+12× p)×dim H
bytes, where p is equal to 8 and 16 for single and double
precision, respectively. In the two spin species case, it is
(p+ 4)× (numcolsUp× dim H↑ + numcolsDn× dim H↓) + 12×
p × dim H↑ × dim H↓ bytes.
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Checkerboard single-precision execution times
# of particles CPU(ms) PHI(ms) GPU(ms)
4 0.50 1.31 2.20
6 12.5 9.97 3.84
8 207 87.0 40.8
10 2010 1090 425
Checkerboard double-precision execution times
# of particles CPU(ms) PHI(ms) GPU(ms)
4 0.58 1.60 2.28
6 18.6 15.3 5.17
8 342 199 74.8
10 3420 2790 712
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Figure 6: (Color online) (top row) The execution times of the CPU, the Xeon Phi and the GPU in the checkerboard lattice with different particle
numbers. There are equal numbers of spin up and spin down particles. (bottom row) The speedup factors of the Xeon Phi and the GPU compared
to the CPU, computed from the execution times in the top row figures.
To find out whether our program is compute or memory
bound, we can compute the FLOP/byte ratio from the expres-
sions above. For the one spin species cases the ratio is always
below 1. In the two spin species cases, there is a lot more
reuse of the data, but the FLOP/byte ratio is still below 5 in all
cases except the checkerboard lattice in single precision, where
it reaches 10.1 with 10 particles. According to References [20]
and [17], the practical maximum bandwidth of the Xeon Phi is
around 180 GB/s, so with the 2.4 TFLOPS and 1.2 TFLOPS
floating point performances in single and double precision, we
expect the FLOP/byte balance points to be at around 13 and 7,
respectively. For the GPU, the balance points are around 17 for
single and 6 for double precision. Even with our lower bound
estimate of the memory bandwidth, our application is clearly
memory bound.
To achieve the maximum floating point performance on the
two coprocessors, the system needs to be very large, dim H ∼
106. Common to both the Xeon Phi and the GPU, when the sys-
tem size is large, double precision performance is significantly
worse than single precision. This indicates that we are mostly
limited by the memory bandwidth instead of latency.
In the four cases with one spin species where we are using
the MKL and CUSPARSE libraries for the Hx operation, the
maximum performances vary between 10 and 30 GFLOPS for
the Xeon Phi, and between 40 and 60 GFLOPS for the GPU.
With two spin species, where our custom kernels are used, the
maximum performances vary between 15 and 85 GFLOPS for
the Xeon Phi, and between 75 and 180 GFLOPS for the GPU.
Both coprocessors perform better with the checkerboard lattice.
This is probably due to the greater nonzero density compared to
the 1D lattice, leading to improved cache usage. As expected,
the much larger FLOP/byte ratio in the two spin species case
leads to significantly increased performance.
6. Conclusions
We have implemented the Lanczos algorithm to compute the
ground state energy of a many-particle quantum lattice model
on three platforms: a multi-core Intel Xeon CPU, an Intel Xeon
Phi coprocessor and an NVIDIA GPU. The CPU and the Xeon
Phi were parallelized with OpenMP, and with only one spin
species in the model, the MKL library was used to compute the
sparse matrix-vector product in the Lanczos algorithm. With
two spin species, a custom OpenMP function was used. The
GPU was programmed with CUDA. In the single spin species
case, we used the CUSPARSE library and with two spin species
we used a custom CUDA kernel.
We benchmarked the programs with single and double pre-
cision arithmetic in two different lattice geometries: a 1D ring
with nearest-neighbour hopping and a checkerboard lattice with
hoppings up to the third nearest-neighbor lattice sites. In all
cases, the CPU is the fastest of the three platforms when the par-
ticle number is very low. With larger particle numbers, the GPU
is the fastest, with speedup factors of up to 7.6 compared to the
CPU. While the Xeon Phi is never the fastest of the three test
platforms, it does outperform the CPU when the particle num-
ber is sufficiently high, by up to a speedup of 2.5. This is im-
portant, since an existing CPU code can be run on the Xeon Phi
with practically no coding effort, resulting in an instant perfor-
mance gain. All in all, our results indicate that with the current
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hardware, graphics processors with custom low level kernels of-
fer the best performance in exactly diagonalizing many-particle
quantum lattice models at large system sizes. The Xeon Phi
was shown to be a good choice for gaining a significant speedup
over an existing multi-core code with very little programming
effort.
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